cimba-python Logo

Contents:

  • Cimba in 10 Minutes
  • Tutorial: Modeling with Cimba Python
    • A Simple M/M/1 Queue Parallelized
    • Acquiring, Preempting, Holding, and Releasing Resources
    • Agents Balking, Reneging, and Jockeying in Queues
    • A Harbor with Complex Resources and Conditions
    • Adding CUDA GPU Power for Simulation Physics
    • Feature Gaps
  • Topical Guides
  • Examples
  • API Reference
  • About Cimba
cimba-python
  • Tutorial: Modeling with Cimba Python
  • View page source

Tutorial: Modeling with Cimba Python

These pages are the Python-API migration of the upstream Cimba tutorial. They follow the same tutorial order and modeling story as the C docs, but replace manual C object lifecycles, pointers, structs, and native callbacks with the public Python API.

The runnable sources live in tutorial/ and are covered by tests/tutorial/. The text here keeps close to the C tutorial’s structure and calls out places where Python deliberately differs or where a native feature is not yet bound.

  • A Simple M/M/1 Queue Parallelized
    • Arrival, Service, and the Queue
    • Stopping a Simulation
    • Setting Logging Levels
    • Collecting and Reporting Statistics
    • Refactoring for Parallelism
    • Parallelization
  • Acquiring, Preempting, Holding, and Releasing Resources
    • Resources and Resource Pools
    • Preemptions and Interruptions
    • Buffers and Object Queues, Interrupted
    • While the Cat Is Away…
    • Real World Uses
  • Agents Balking, Reneging, and Jockeying in Queues
    • Process-Like Model Objects
    • Servers and Priority Queues
    • Setting and Clearing Timers
    • Alias Sampling Probabilities
    • A Day in the Park
  • A Harbor with Complex Resources and Conditions
    • An Empty Simulation Template
    • Processes, Resources, and Conditions
    • Building Our Ships
    • Weather and Tides
    • Resources and Condition Variables
    • The Life of a Ship
    • Running a Trial
    • Turning Up the Power
  • Adding CUDA GPU Power for Simulation Physics
    • The AWACS Scenario on a Single CPU
    • CUDA Integration Status
  • Feature Gaps
Previous Next

© Copyright FBarrca 2026.

Built with Sphinx using a theme provided by Read the Docs.